Design for Test Engineer

Job is Expired
Location: Remote
Compensation: To Be Discussed
Reviewed: Tue, Apr 22, 2025
DFT Implementation Verilog DFT Architectures ATPG

Job Summary

A company is looking for a Design for Test Engineer - RISC-V - Contractor.

Responsibilities:
  • Implement DFT features into RTL using Verilog
  • Develop and optimize DFT architectures and micro-architectures
  • Perform ATPG and test coverage analysis using industry-standard tools
Experience & Qualifications:
  • BS/MS/PhD in EE, ECE, CE, or CS with 5+ years of industry experience in advanced DFx techniques
  • Hands-on experience implementing DFx in finFET technologies
  • Proficiency in industry-standard ATPG and DFx insertion CAD tools
  • Familiarity with SystemVerilog and UVM
  • Strong RTL coding skills for DFx logic, including lock-up latches, clock gates, and scan anchors
GET ACCESS
Access New Remote Job Listings Now

Create a free account to begin your remote job search with our expert-vetted listings, resume tips, and career tools.

COMPLETE JOB DESCRIPTION

The job description is available to subscribers. Subscribe today to get the full benefits of a premium membership with Virtual Vocations. We offer the largest remote database online...